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Abstract —This paper reports for the first time an intricate 
analysis of gate length dependence of the transient negative 
capacitance induced pruning of the short-channel effects in 
hafnium zirconium oxide based ferroelectric fin-FET devices. We 
have fabricated devices with 10nm thick hafnium zirconium oxide 
based ferroelectric Fin-FETs with fin width of 20nm and 25nm. 
The gate lengths are varied as 50nm, 70nm, 80nm and 150nm and 
transient negative capacitance induced alleviation of short channel 
effect in terms of subthreshold slope improvement have been 
analyzed and modelled. Further study has been conducted by 
simulating double gate ferroelectric FinFETs with channel lengths 
ranging from 25nm to 100nm using TCAD. The results show that 
ferroelectricity significantly reduces subthreshold swing and the 
impact is found to be significantly feistier in short channel devices 
than long channel ones, which demonstrates the tremendous 
advantage of using ferroelectric gate stack for scaled MOSFETs. 
Further a compact analytical formulation is developed to quantify 
sub-threshold swing improvement for short channel devices. 
 
 
Index Terms — analytical model, DIBL, ferroelectric, FinFET, 
negative capacitance, short channel effect, subthreshold swing. 
I. INTRODUCTION 
HE recent progress in the research of CMOS-compatible 
ferroelectric hafnium zirconium oxide(HZO) has paved the 
way for implementation of next generation ferroelectric 
memory[1,2] along with this, the advent of the research in the 
field of differential negative capacitance(NC) in HZO can also 
assist in subjugating the “Boltzmann Tyranny” for advanced 
logic devices[3]. Amidst a numerous research on the impact of 
negative capacitance and the reliability issues associated with 
them [4-8], the topic of negative capacitance has been a matter 
of dissension amongst the scientific community. The origin of 
additional steepness beyond 60mV/dec in ferroelectric 
traditional field effect transistors has been described by 
divergent physical phenomena by different groups. The origin 
was first ascribed to the quasi-static negative capacitance (QS-
NC) concept, which used single-domain landau formalism for 
ferroelectric switching to predict the plausible existence of 
negative capacitance in ferroelectric FET [9-18].  
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The red curve in Fig.1(a). depicts the switching path required 
for attaining the QS-NC region, where presence of more than 
one domain is interdicted. 
Apart from this, the interfacial dielectric layer also plays a 
pivotal role to impel the ferroelectric layer into the QS-NC state 
[9]. As, it is evident from the Fig.1(b). that QS-NC region lies 
within a thermodynamically unstable region in Gibbs’ free 
energy curve for ferroelectric. Therefore, an additional 
matching interfacial dielectric layer is required to artificially 
steer the single-domain ferroelectric layer in the negative 
capacitance region. Apart from this, the random distribution of 
phase and trapping-detrapping phenomena in HZO infuses 
additional obscurity along with requisite of fabricating devices 
with a single-domain to attain QS-NC state. Therefore, 
obtaining QS-NC hysteresis free MOSFET is pretty abstruse in 
real scenario. 
 
(a) (b) 
Fig. 1. (a). The polarization vs electric field curve shows the 
possible polarization switching paths for ferroelectric capacitors. 
(b) The Gibbs’ free energy for ferroelectric switching shows the 
quasi-static negative capacitance region, which is 
thermodynamically unstable in general.  
 
Although, some recent developments on the direct observation 
of the negative capacitance in some literatures have also 
reinforced the existence of “S” along with plausible “modus 
operandi” to drive the ferroelectric thin film into QS-NC state 
[19,20]. However, some explanations regarding single domain 
“S” curve extraction remains iffy. Therefore, some recent 
researches enunciate their dubious notion towards experimental 
procedures of these researches and the existence of QS-NC, 
providing us with some alternative explanations of non-
linearity incited dynamic snap-back effect, about the origin of 
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such steepness in ferroelectric FETs [21-25]. Nevertheless, 
none of the above researches could furnish adequate proof to 
falsify the antagonistic theory.  
In this paper, we focus on the impact of transient negative 
capacitance (TNC) on FinFETs, where the presence of multi-
domains does not impede the ferroelectric film from attending 
differential negative capacitance region during its switching 
[26-30]. The TNC is a consequence of switching rate mismatch 
between free charge in metal plate and bound charge in 
ferroelectric layer [26]. Although there have been several 
researches corroborating the direct correlation between 
transient negative capacitance with the negative curvature of 
Gibbs’ free energy of ferroelectric materials [19,20], but it has 
been shown that modified Preisach model of ferroelectric 
switching can also accurately capture this phenomenon [28]. 
Although this paper does not discard the existence of QC-NC 
in single domain ferroelectric crystals, but the pivotal point of 
this work is to corroborate the effect of the TNC in multi-
domain ferroelectric crystals on the subthreshold swing 
improvement and establish direct correlation of subthreshold 
slope improvement with the device gate length. Therefore, we 
have also simulated the capacitance vs voltage characteristics 
to extract the voltage range where, TNC is prevailing. This 
extraction is important to predict the impact of TNC induced 
suppression of short channel effect. We have found that, albeit 
the QC-NC region is thermodynamically unstable and abstruse 
to realize in fabricated devices, the TNC is dominant in most of 
our fabricated devices, leading to about 31% of devices 
showing subthreshold slope less than 60mV/dec in reverse 
sweep. 99% of devices exhibited ferroelectric dominant 
switching (MW>0). 
The paper is divided into seven sections. In the section-II we 
discuss about the fabrication and characterization of HZO based 
ferroelectric capacitors. Section-III have been dedicated 
towards fabrication procedures of HZO based FE-FinFETs, 
which has been followed by the discussion of electrical 
characterization of fabricated devices in section-IV. In section-
V we focus of explaining the experimental data by means of 
TCAD simulation and analytical modelling. Section-VI 
predicts about the impact on the device performance 
ferroelectric layer thickness scaling for different technology 
nodes. The last part of this paper is dedicated to draw 
conclusion of this work. 
II. FABRICATION AND CHARACTERIZATION OF HZO BASED 
FERROELECTRIC CAPACITORS 
We have fabricated the ferrolectric capacitors with 10nm 
thick HZO and the experimental data obtained from the 
fabricated devices are used for conducting TCAD simulation of 
transient negative capacitance Fin-FET (TNC-FinFET) using 
Preisach model of hysteresis. The capacitors are fabricated 
using an n+ silicon wafer. Thermal oxidation was performed to 
germinate a 2nm-thick interfacial layer of silicon-di-
oxide(SiO2) on top of n+ Si wafer to prevent the charge carriers 
from silicon to get trapped into the intrinsic defect sites in HZO. 
The bottom and top TiN electrode have been deposited by 
physical vapour deposition (PVD) method. The HZO layer was 
deposited by atomic layer deposition (ALD) method. Post 
deposition of top TiN metal the whole stack was subjected to 
rapid thermal annealing (RTA) at 700ºC for 30 seconds. 
Finally, the capacitors are patterened and etched with an active 
area of 10000μ m2. Fig. 2.(a) and Fig.2.(b). shows the 
schematic of the capacitor and TEM micrograph of the 
capacitor. The elemental compostion has been shown by the 
EDS analysis in Fig.2.(c). 
 
(a) (b) 
(c) 
Fig.2. (a) The schematic of the fabricated capacitor stack. (b)TEM 
image of the fabricated capacitors. (c) EDS image showing the 
material composition of the stack.  
 
The fabricated capacitors were subjected to triangular 
waveform of 10KHz frequency and 6V peak to peak voltage. 
The polarization response under this applied voltage was 
captured by radiant technology precision multi-ferroic 
measurement system.  
 
(a) 
 
(b) 
Fig.3. (a) Measured polarization vs voltage(P-V) curve and (b) 
corresponding capacitance vs voltage curve shows the position of coercive 
voltage around 1V and the remnant polarization (Pr) of 20µC/cm2 and the 
saturation polarization (Ps) as 40µC/cm2. (c) capacitor structure for TCAD 
simulation. (d) Capacitance vs voltage(C-V) characteristics obtained from 
TCAD simulation. 
  
Fig.3.(a). shows the measured polarization vs applied voltage 
curve(P-V) and Fig.(b). shows the corresponding capacitance 
vs voltage(C-V) curve. The extracted values of coercive 
voltage, remnant polarization and saturation polarization were 
used for conducting transient TCAD simulation to unravel the 
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capacitance response of HZO with changing electric field. The 
Preisach multi-domain model was adopted for describing the 
physics of ferroelectric layer instead of landau formalism 
during the TCAD simulation. 
The primary aim for conducting TCAD simulation for the 
ferroelectric capacitor was to perceive the region where, 
transient negative capacitance effect is effective in the 
ferroelectric-dielectric stack. The parameter values for 
ferroelectric layer was obtained from the experimentally 
calibrated P-V and C-V curve as shown in Fig.3.(a) and 
Fig.3.(b) where the coercive field (Ec) and remnant polarization 
(Pr) was given by, Ec=1MV/cm and Pr=20 µC/𝑐𝑚!.  
Fig. 4(a) shows the schematic of the gate stack and Fig.4(b) 
illustrates the equivalent circuit of the ferroelectric gate-stack 
used for TCAD simulation. Usually, in double-gate FinFET 
(DG-FinFET) the body is very thin. Since the thin body region 
is typically fully depleted, it is reasonable to assume 𝐶"#$ to 
be zero. Thus, total gate capacitance (Ctotal) is modeled with:  !"%&%'( =		 !")* +	 !"+,-     (1) 
 
. 
 
 
 
 
(c) 
 
(a) (b) 
(c) 
(d) 
Fig.4.(a) The gate stack assumed for TCAD simulation. (b) ) Equivalent 
circuit of the gate stack where Ctotal represents the total gate capacitance 
including CFE. (c) C-V simulation result of gate stacks varying with two 
different interfacial oxide thicknesses. (d) Extraction of ferroelectric 
capacitance and differential transient negative capacitance region of HZO. 
It is evident that prior to attaining negative capacitance, a region of 
singularity occurs in HZO, which can be attributed to the “polarization 
catastrophe” in HZO. 
  
Therefore, a simulation experiment specifically for extracting 
CFE is designed according to (1). CFE is obtained by 
extrapolation provided that multiple data points for Ctotal and 
CMOS are available. We kept the thickness of FE layer fixed, 
while varying the interfacial oxide layer’s thickness (Tox) to be 
4nm and 5nm, respectively, in order to modulate CMOS. Fig. 4(c) 
shows the resulting C-V characteristics and Fig.4(d) shows the 
extracted value of ferroelectric capacitance (CFE). One can 
contemplate from Fig.4(d) that before reaching to the negative 
capacitance region, the capacitor traverses through a region of 
singularity, which is resulted from the “polarization 
catastrophe” mentioned by Feynman [35]. The negative 
capacitance region is laid out from -2V to 0.25V. In the next 
section we shall focus onto the impact of this transient negative 
capacitance for ameliorating the short-channel effects and its 
correlation with device dimensions. 
III. FABRICATION OF FE-FINFET 
TNC-FinFET with a 10nm HZO layer as ferroelectric stack 
is fabricated on silicon on insulator (SOI) wafers using gate first 
process. Standard cleaning of SOI wafer is performed at first to 
trim the silicon layer down to 30nm. E-beam lithography is used 
during each fabrication step to maintain the uniformity and 
achieve high accuracy in terms of dimensions of the devices. 
We have fabricated devices with fin width 20nm and 25nm. The 
gate lengths are varied as 50nm, 70nm,80nm and 150nm. We 
used two steps annealing for crystallization of HZO and 
diffusion of source-drain dopants. RTA is performed for 
obtaining the ferroelectric phase in HZO and microwave 
annealing (MWA) was performed to diffuse the dopants after 
ion implantation.  
Fig.5(a) shows the process flow for fabricating the FE-
FinFET devices. Fig.5(b) shows the TEM micrograph and 
Fig.5(c) shows the EDS analysis of our devices.  
  
  
 
(a) 
(b) (c) 
Fig.5. (a) The process flow for fabricating the HZO based TNC-FinFET. (b) 
TEM micrograph of the device cross-section. (c) Energy-dispersive X-ray 
spectroscopy showing the elemental compsotion of the TEM micrograph. 
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IV. CHARACTERIZATION AND MODELLING OF FE-FINFET 
The electrical characterization of the fabricated devices was 
done by B1500A semiconductor characterization module. N-
type devices were subjected to slowly varying gate voltage from 
-1V to 3V in both forward and in reverse direction. The drain 
voltage was kept at a constant value of 100mV. The 
counterclockwise (CCW) swing of drain current vs gate voltage 
(Id-Vg) curve is attributed to ferroelectric dominant switching. 
The threshold voltage was extracted by constant current method 
at 200nA.  
 Fig.6(a) shows the Id-Vg curve of an N-type FinFET with 
HZO as ferroelectric stack in gate stack. The CCW swing 
manifests FE dominant switching in the device. The S.S vs Id 
curve in Fig.6(b) shows the existence of S.S<60mV/dec over 
four decades. It should be noted that S.S is less than 60mV/dec 
mostly during reverse the sweep. The subthreshold region was 
considered to be extant from 100pA to 200nA to obliterate the 
impact of gate current in the subthreshold slope, which has a 
maximum value around 10pA in our fabricated devices. Fig.6(c) 
shows the minimum S.S vs hysteresis trend. The minimum S.S 
was calculated as a point wise S.S above 100pA and below 
200nA. The cluster of points having S.S less than 60mV/dec 
increases with increasing hysteresis, evincing a direct 
correlation between ferroelectric switching and S.S. Fig.6(d) 
shows the gate length dependence of S.S. It is evident from the 
figure that average value of S.S increases with increasing gate 
length. In the following section we shall divulge our focus into 
analyzing this trend with TCAD simulation and modelling.  
  
(a)  
 (b) 
(c) (d) 
Fig.6. (a). Id-Vg characteristics showing counterclockwise 
swing proves that the device is ferroelectric dominant. 
(b)The S.S vs Id curve shows that subthreshold slope stays 
below 60mV/dec for four decades. (c) MW vs S.S curve 
shows that the subthreshold slope goes below 60mV/dec 
mostly during reverse sweep. (d) The box plot shows that the 
impact of TNC is more stout in short channel devices. 
 
V. TCAD SIMULATION AND MODELLING 
 In this section TCAD simulation is explored to analyze and 
fathom the impact of scaling observed in the previous section 
of TNC FinFET. We have used double-gate FinFET (DG-
FinFET) structure for this purpose. The device structure has 
been shown in Fig.7(a). and the Fig.7(b) shows the device 
parameters considered for TCAD simulation. The Id-Vg 
characteristics shown in Fig.7(c) shows excellent reduction of 
off current, leading to mitigation of threshold voltage roll-off. 
Fig.7(d) illustrates the trend that the SS improvement becomes 
more significant as the gate length become shorter. For instance, 
The SS improvement at channel length of 25 nm is as much as 
54.67%. Such observation is akin to the experimental result 
shown in Fig.6(d). 
 
(a) 
 
Device Parameters 
Gate Length(Lg) 25nm-
100nm  
Fin Width(Tfin) 10nm 
Fin Height(Hfin) 30nm 
Interfacial Oxide 
Layer Thickness(Tox) 
1nm 
Ferroelectric Layer 
Thickness(TFE) 
10nm 
 
 
(b) 
  
Fig. 7. (a) Three-dimensional NC FinFET structure studied in simulation. 
channel length Lc = 25 - 100 nm; Fin width Wfin=15nm; fin height Hfin 
=30nm. (b) A cross-sectional view of the NC-gate stack 
 
We would like to further develop an analytical model to 
quantitatively explain the above phenomenon. The TNC in the 
gate-stack amplifies the internal gate voltage to improve device 
performance. This amplification ratio is given by [24]: 
 𝐴# = ¶#+,-¶#.  =		 |")*||")*|%"+,-("/) 					(2) 
The value of 𝐶012 is influenced by the drain induced barrier 
lowering (DIBL) effect, which is translated to SS improvement. 
The focus in [24] is on drain biasing effect, whereas we focus 
on channel length dependence in this study.  
The effect of drain-side electric field coupling can be 
modelled with a DIBL capacitance, Cd, which degrades 
conventional FET device performance. On the other hand, Cd 
may improve NC gate-stack capacitance matching. In 
mathematically terms, the DIBL capacitance is expressed as 
follows in Eq. (3), based on a simplified version of BSIM-CMG 
sub-threshold swing degradation model [25]: 𝐶(= ).+,-./01#2	345 4%! ( 𝐶15"  )    (3) 
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As Lg scales down, according to Eq. (3), DIBL effect becomes 
more severe since Cd increases. This leads to a larger value of 𝐶067. Consequently, the 𝐶067 value would approach |𝐶89 |. As 
a result, the denominator in Eq. (2) becomes smaller, and 𝐴: 
increases. The larger 𝐴: also translates to better SS, as can be 
seen from the following expressions for the relationship 
between SS and 𝐴: [24]: 
         𝑆𝑆8;<89=	 = 60𝑚𝑣/𝑑𝑒𝑐		 .1 + ?!?"#1      (4) 
 𝑆𝑆!"#$%&$'( = 𝑆𝑆$%&$'(	 ×	 ¶	*!¶	*"#$ = 𝑆𝑆$%&$'(	 ×	𝐴*#+  (5) 
According to Eqs. (4) and (5), the SS improvement for NC-
FinFETs over regular FinFETs is determined by 𝐴: . This 
explains the more significant SS improvement at short Lg where 𝐴@	becomes larger due to larger drain coupling capacitance, Cd. 
The parameters DVT and CDSC in Eq. (3) are calibrated 
through fitting to TCAD-simulated SS v.s. Lg characteristics, as 
shown in Fig. 3. The value of DVT is found to be 6.9999x10A!, 
whereas CDSC is 1.292x10ABC F. Eq. (5) is able to accurately 
predict SS degradation with and without ferroelectric effects. 
This validates the correctness of our analytical model and sub-
circuit concept. 
It is important to note that according to Eq. (2), the 
improvement of SS is based on the assumption that CMOS does 
not exceed |CFE|, which is true throughout this study. 
 
 
 
  
 
Fig. 8. Simple equivalent capacitance network model to take into account DIBL 
effect.   
VI. COMPACT MODELING AND SCALING PREDICTION 
To anticipate the trend of NCFET technology scaling we 
have performed a Spice simulation using Verilog-A model and 
PTM technologies. Predictive Technology Model (PTM) [36] 
provides a set of BSIM-CMG [37] based transistor models to 
anticipate FinFET transistor characteristics at 20nm, 16nm, 
14nm, 10nm and 7nm. We connect the calibrated FE capacitor 
Verilog-A model [38] to the gate terminals of PTM-based 
FinFET model and perform transient SPICE simulation to 
estimate NCFET device characteristics at various technology 
nodes. 
As shown in Fig. 9, a minimum-SS point exists for each FE 
thickness. Also, the FE thickness is expected to scale with 
technology. As a consequence, the availability of thin FE films 
is important. The specific optimum point depends on the 
matching of transistor and FE capacitances. Therefore, even 
though the SS values shown here are not very low, further 
transistor design for capacitance matching will help reach an 
optimal SS. 
 
 
 
 
Fig. 9. NCFET technology scaling prediction using compact model. 
CONCLUSION 
We have fabricated ferroelectric FETs to fathom the 
existence of transient negative capacitance in multidomain 
ferroelectric stack. Approximately 31% of the fabricated devices 
display S.S less than 60mV/dec, corroborating that traversing 
through quasi-static “S” path is not necessary to attain 
differential negative capacitance. The impact of negative 
capacitance is feistier in small channel devices, which has also 
been successfully confirmed by TCAD simulation. The sub-
threshold swing improvement for short channel FinFETs is 
found to be more significant than long channel ones, due to 
improved capacitance matching by the larger drain-side 
coupling capacitor.  Analytical model has been developed to 
prove the electrostatics improvement via gate voltage 
amplification from ferroelectric gate stack. We have also used 
PTM-based compact model to anticipate the impact of FE film 
thickness scaling, which necessitates quality FE thin films. 
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